Four-bit binary counterSolutionmodule top_module (
input clk,
input reset, // Synchronous active-high reset
ou...
阅读全文...
Verilog 学习笔记（11）：Latches and Flip-Flops
D flip-flopClocked always blocks should use non-blocking assignments: <=.Solutionmodule top_module (
input clk, // Cl...
阅读全文...
阅读全文...
Verilog 学习笔记（10）：Karnaugh Map to Circuit
K-Map: 卡诺图3-variable化简之后可得： Solutionmodule top_module(
input a,
input b,
input c,
output out
);
// SOP f...
阅读全文...
阅读全文...
Verilog 学习笔记（9）：Arithmetic Circuits
Half adderSolutionmodule top_module(
input a, b,
output cout, sum );
assign cout = a & b;
assign sum = a ^...
阅读全文...
阅读全文...
Verilog 学习笔记（8）：Multiplexers
2-to-1 multiplexerSolutionmodule top_module(
input a, b, sel,
output out );
assign out = sel ? b : a;
endmodule
2-to-...
阅读全文...
阅读全文...
Verilog 学习笔记（7）：Basic Gates
本节是一些练习巩固的习题。WireSolutionmodule top_module (
input in,
output out);
assign out = in;
endmoduleGNDGND（Ground）： “地线”...
阅读全文...
阅读全文...
Verilog 学习笔记（6）：More Verilog Features
Conditional ternary operatorposedgeposedge 是 Verilog 中用于检测信号上升沿的关键字，表示信号从低电平变为高电平的瞬间。非阻塞赋值非阻塞赋值的特性执行机制并发执行：非阻塞赋值在当前时间步的所有语句计算完成...
阅读全文...
阅读全文...
Verilog 学习笔记（5）：Procedures
Always blocks (combinational)Solution// synthesis verilog_input_version verilog_2001
module top_module(
input a,
input b...
阅读全文...
阅读全文...
