Rule 90.数组的异或规则是对应分量两两异或,得到一个新的数组。 Solutionmodule top_module(
input clk,
input load,
input [511:0] data,
outpu...
阅读全文...
Verilog 学习笔记(13):Shift Registers
4-bit shift register异步复位的优先级:areset为高时,立即复位(不管时钟和其他信号)。加载 vs 移位的优先级:若load为 1,无论和ena为何值,加载优先(先判断load)。右移操作的行为:右移时,q[3]补 0,q[0]被移...
阅读全文...
阅读全文...
Verilog 学习笔记(12):Counters
Four-bit binary counterSolutionmodule top_module (
input clk,
input reset, // Synchronous active-high reset
ou...
阅读全文...
阅读全文...
Verilog 学习笔记(11):Latches and Flip-Flops
D flip-flopClocked always blocks should use non-blocking assignments: <=.Solutionmodule top_module (
input clk, // Cl...
阅读全文...
阅读全文...
Verilog 学习笔记(9):Arithmetic Circuits
Half adderSolutionmodule top_module(
input a, b,
output cout, sum );
assign cout = a & b;
assign sum = a ^...
阅读全文...
阅读全文...
Verilog 学习笔记(8):Multiplexers
2-to-1 multiplexerSolutionmodule top_module(
input a, b, sel,
output out );
assign out = sel ? b : a;
endmodule
2-to-...
阅读全文...
阅读全文...
Verilog 学习笔记(7):Basic Gates
本节是一些练习巩固的习题。WireSolutionmodule top_module (
input in,
output out);
assign out = in;
endmoduleGNDGND(Ground): “地线”...
阅读全文...
阅读全文...
Verilog 学习笔记(6):More Verilog Features
Conditional ternary operatorposedgeposedge 是 Verilog 中用于检测信号上升沿的关键字,表示信号从低电平变为高电平的瞬间。非阻塞赋值非阻塞赋值的特性执行机制并发执行:非阻塞赋值在当前时间步的所有语句计算完成...
阅读全文...
阅读全文...